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magnitude [1] ; however, the effect of moving to MI and WI means an increment in the parasitic capacitances and a reduction in the transition frequency , hence, in the maximum working frequency. For the nanometer CMOS technologies used today, it is possible to bias the MOST in the MI-WI region when working in the gigahertz range, where the conservative quasi-static limit of one-tenth of is yet valid. Various CMOS analog RF designs biased in MI and WI have been reported, as shown in [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] , among others, where a considerable power reduction is achieved compared with biasing in SI. However, there is a lack of published works that systematically study all-inversion regions of the MOST for RF design, going farther than just showing the feasibility of a particular design and finding the optimum design zone for certain constraints. This deficiency is notorious in low-noise amplifiers (LNAs), as in common-source low-noise amplifiers (CS-LNAs).
In this paper, we consider the CS-LNA optimum in the sense of Pareto noise-figure (NF) power-consumption optimal frontier with gain constraint, input/output LNA impedance matching, and without tight linearity requirements, to cope with the before-mentioned standards. All regions of operation of the MOST are systematically analyzed to prove the narrowband RF under-millliwatt 2.4-GHz CS-LNAs optima lay in the MI-WI region. Finding this Pareto frontier without using electrical optimization tools implies the implementation of an optimization method that considers the inversion region as its Core variable. In this sense, this paper follows the same approach of [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] , where optimization techniques for RF circuits applied before electrical simulation are proven as a suitable design strategy. Particularly for the CS-LNA, well-known optimization techniques have been presented, as in [12] [13] [14] , but these techniques only cover the SI region, do not study the effects of CS-LNA output impedance in the optimization process, and disregard the inductors parasitics. Our approach, which expands previous studies, helps the designer to give a deep insight into the behavior of low-power CS-LNAs fundamental characteristics as well as their tradeoffs, which helps in reducing consumption without losing gain, noise, or linearity performance.
To demonstrate that optimal designs of 2.4-GHz CS-LNAs are in the MI-WI region, we need to systematically study the MOST in all regions of operation: WI, MI, and SI, finding the best design in each case. Although the authors know that more efficient optimization algorithms exist to cope with multi-objective optimization, our approach allows us not only to find the Pareto frontier, but also to study in detail the evolution of the LNA characteristics in all regions as well as the arising compromises, as we will see later on. The use of the ratio [21] , [22] is our fundamental tool to cover all-inversion regions of the MOST. Its election is principally due to it being a good indicator of the inversion region because of the very small range of values, as they are in the order of 1-30 V for a nanometer bulk MOST. In fact, as a rule of thumb [23] , for our RF 90-nm CMOS 1-poly 9-metals process, hereafter called reference technology, WI is considered for values well above 20 V , SI is well below V and MI is in the midst of them. Also, the ratio of a saturated MOST has a biunivocal relation with the normalized current or current density, defined as [21] , with and being the MOST drain current, width, and length, respectively. Since versus is quasi-independent of and for the -constant MOST, as seen in Fig. 1(a) ; given and , the size of the MOST is fixed. The proposed approach considers input/output LNA impedance matching to find the MOST operation point and all components' geometries that minimize its NF for each quiescent current with a specific power gain constraint. In this paper, the design method used follows the guidelines the authors enunciate in [10] ; i.e., the application of semi-empirical modeling for RF devices (in particular, MOST and inductors) and the use of analytical expressions of the circuit's small-signal model in a developed ad hoc design flow, which arrange them together with the necessary decisions fixed by LNA specifications and technological constraints.
The search of the optimum in all-inversion regions needs a reasonably accurate MOST model, especially in the MI and WI regions. It oblige us to use not only the intrinsic capacitances (considered for this study only the five quasi-static capacitances 1 ), but also the extrinsic ones, even the generally disregarded, as . Analogously, for passive components such as 1 The hypothesis of the MOST operation below the quasi-static limit of onetenth of the transition frequency [24] is valid for the considered working frequency and process.
inductors, their parasitics cannot be ignored in a first approximation. Additionally, NF computation takes into account noise parameter variations with the MOST transistor inversion region and includes the noise due to bias choke resistor. Moreover, to correctly compute power gain, an accurate value of the CS-LNA output impedance is deduced. Finally, the layout effects are incorporated in the carried out optimization because semi-empirical models of the used RF devices contain this information from the foundry.
To sum up, the new ideas of this paper are: 1) to show that the optimum design zone for CS-LNAs, for a 2.4-GHz industrial-scientific-medical (ISM) band, is the MOST MI-WI region; 2) the systematical study of the design tradeoffs among power consumption, noise, gain, and element sizing among all MOST inversion regions; 3) the assertion that good designs are obtained when working with low currents and in MI-WI regions; and 4) the need of having a limited set of parametrized models, simple yet accurate, for the circuit's elements (particularly for MOST and inductors).
This paper is organized as follows. Section II describes the MOST and passive components modeling. Section III provides the small-signal LNA analysis. Section IV details the CS-LNA optimization methodology and provides the Pareto optimal LNA design's frontier, and also presents the validation technique via several CS-LNA designs and the gathered conclusions. Section V shows the measurements of a fabricated 2.4-GHz 90-nm CS-LNA. Finally, Section VI summarizes the main contributions of this paper.
II. RF DEVICE MODELS

A. MOST Model
Modeling of the MOST is done by using a semi-empirical model based on a lookup-table (LUT) [10] , [22] , [25] obtained by electrical dc and noise simulations, performed only once, on models qualified by the foundry of our reference technology. This way, it jointly considers second-order and higher order effects that appear in nanometer technologies, as discussed in [10] . The MOST model specifically includes the following characteristics as a function of : 1) normalized current ; 2) output conductance to current ratio ; 3) normalized MOST capacitances with ; and 4) drain white noise parameters. The extrinsic capacitances and the gate resistance, , are considered constants for all inversion regions, but are dependent on the MOST geometry (e.g., in our case, , with being the MOST number of fingers). The capacitance normalization of item, 3), can be performed because intrinsic capacitances as well as the extrinsic part of gate-source and gate-drain ones are proportional to , and MOST length is always fixed equal to the minimum nm (the extrinsic part of the gate-bulk capacitance is disregarded). Features 1) and 2) are presented in Fig. 1(a) . An example of item 3) is in Fig. 1(b) , where is plotted for a wide range of MOST widths. Its spread for a fixed inversion level is around 10%, which is acceptable for our purposes. For the rest of normalized capacitances, the variation is below this value ( fF/ m, fF/ m, fF/ m, and fF/ m). All LUT capacitances are estimated by electrical dc simulations. The second-order dependence on voltage of items 2) and 4) is also considered in the correspondent LUTs. Parameter is also modeled, being its dependence practically linear with . MOST drain white noise is the CS-LNA highest noise contributor at the working frequencies. Its power spectral density (psd) is modeled , being the Boltzmann constant, the absolute temperature, the excess noise factor [12] , and , where is the zerobias drain conductance [24] . Extraction of and the relation versus via electrical simulations generates the curves of Fig. 1(c) . In this case, the generally used values of and do not adjust to the extracted data, in particular for MI and WI regions. Additionally, the induced-gate noise psd is modeled as , where is the gate noise coefficient [12] , considered here as an independent parameter equal to 4/3.
B. Passive Components Models
Three types of passive components are used in our designs: inductors, capacitors, and resistors. For our reference technology, we obtain their models just once from ac electrical simulations at the working frequency , saving them in LUTs. The simulation extracts the equivalent element's value together with their equivalent parasitics, from which their quality factors are computed. To speed up the design flow, all passive elements are selected from a parameterized library provided and characterized by the foundry up to 20 GHz [25] .
Inductor model consists of an equivalent inductor with a parasitic resistor, either in parallel or in series, whose data are related through a LUT. To find this LUT, firstly a large set of inductors is simulated, varying their physical magnitudes (turns, coil width, and radius), and obtaining their characteristics, i.e., inductance , parasitic parallel, and serial resistances, and and quality factor , as it is shown in the scatter plot of Fig. 2 . Secondly, the inductor LUT is collected, where for each inductance value we find the inductor with the highest quality factor (black line of Fig. 2 ) and the geometry of its implementation. The characterization is made dense enough to cover the whole range of feasible inductances nH with a logarithmic grid. This fact will be justified in Section III. For the reference technology and from Fig. 2 , we can extract that, at GHz, and , considering that is approximately constant to 13 in the whole range. . Since in the adopted ranges and at GHz, the capacitor quality factor are above 100, and resistor quality factors ( = ) are above 1000, we can consider them, in first approximation, as ideal components.
III. LNA SYNTHESIS
The schematic of Fig. 3 depicts the CS-LNA basic topology adopted in this work to prove our hypothesis on its optimal behavior when MOSTs are in the MI-WI region. Its simplicity together with its widespread use in multiple low-power implementations and applications justify its choice as our reference topology. This section shows the small-signal analytical description carried out on this topology for later use in the optimization process.
The Core of the LNA consists of the gate and source inductors, and , the capacitor , and the MOSTs: as amplifier and as cascode; decouples input and output signals and increases the output impedance. For simplification, is considered equal to (same geometry), and since they have the same current, they reach the same current density , and hence, the same . In this topology, we take advantage of an external gate-source capacitor to decouple the LNA's power gain from noise [15] and reducing all effects. Device is a choke resistor for the gate bias voltage and a priori it is not neglected, and it will be taken into account in the amplifier analysis. Bias voltage is obtained via a current mirror where the output branch is a replica of the LNA -configuration.
As the input stage (IS), we assume a known passive network, basically including the capacitances of the input pad and electrostatic discharge (ESD) protection diodes, the blocking capacitor, and the inductance of bonding wire. This block is modeled with a transmission two-port network where to its input is a signal from an ideal source with resistive impedance at the working frequency . The output stage (OS) is a matching network between the Core stage and the load , that comprises the pull-up drain inductor and a capacitive network NW, and . Without loss of generality, load is assumed purely resistive. Impedance seen at the input of OS is denoted by . Since the LNA input impedance is fixed, the design procedure applies the well-known input matching technique [13] , which is suitable for low-power applications. Thus, , where is the LNA input impedance, which includes the effects of the , Core, and OS, i.e., . Fig. 3(a) 's inset describes the inductors' model utilized in this analytical study: its inductance jointly with the equivalent parallel resistance (taken from LUT detailed in Section II). Fig. 3(b) 's inset represents the considered model for MOSTs. All MOST characteristics are known when values of and are given, by means of LUTs, as explained in Section II. Gate resistance is not neglected in the model as its effects are noticeable for small-width MOST (its reduction is reached by increasing the number of fingers of the MOST).
Even though a simpler model for the MOST could simplify the design procedure, especially in SI and SI-MI regions , we must correctly describe the LNA behavior up to WI while reaching a good precision in the MI-WI zone . In these regions, MOSTs are so wide that parasitics, and , are not negligible, and consequently, direct coupling between the IS and OS must be accurately modeled.
To achieve the input-matching goal, we need precise evaluation of LNA input impedance, , Core output impedance, , and input impedance of OS, . Either rational algebraic expressions obtained via a symbolic analysis tool or subroutines that solve the complete linearized circuit are two alternative procedures that we have successfully tested.
For the design process, we apply the method of [21] so the pair ( , ) are the two first input design variables. This enable the visualization of the optimum zone and the consumption tradeoff with other CS-LNA characteristics. The last input design variable is , taken from the LUT in order to use only the best inductors available in the reference technology and to know in advance their parasitics.
The unknowns to be found are and . To obtain them, we numerically solve the equation system , following the next iterative procedure, efficiently implemented using a numerical solver in the MATLAB environment. 
A. Power Gain
An efficient CS-LNA power transfer needs an effective load of the Core stage with a high resistive term. Since, in general, the output impedance is capacitive, is used to produce a purely inductive output impedance, , that via the capacitive network NW is matched to . This impedance transformation becomes easier when the drain inductor value is lower, hence when the design area is smaller. However, in that case the parallel parasitic resistance, , also decreases, implying a reduction in the output power or equivalently in the LNA power gain. Thus, the value is a tradeoff between these two conditions: acceptable area and high power gain. Mathematically, requirements needed to find a network NW are and , which produce the following value for : (1) where and
Since in (1) depends on in (2) , and this one depends on through its parasitic , the value of must be obtained in an iterative way. It must also verify , where is the maximum value for a feasible inductor in the technology. This way, we have to reduce the constraint value until that feasibility condition is verified.
Assuming that input and output matching conditions are met, the power gain is (3) where is the total voltage gain of the CS-LNA from primary input to the voltage in the load . This value is available in the linearized circuit when it is fully determined.
Due to the high sensitivity of with , and being that approximately logarithmic, dB, we have used a logarithmic grid in the generation of the inductor LUT to control the maximum shift of power gain when two adjacent inductors are possible choices for the source inductor. In  Fig. 2 , the used logarithmic grid of 80 point per decade implies a maximum dB. 
B. NF
For the evaluation of NF of the CS-LNA in Fig. 3 , we have considered five main noise sources: choke resistor, , gate and drain inductors, and and transistors, and . Specific terms and expressions for these sources are given in the Appendix, Section B.
IV. OPTIMUM DESIGN ZONE VALIDATIONS
AND DESIGN TRADEOFFS This section proves our hypothesis of the location of the Pareto-optimal design frontier in the MI-WI region. We sys- tematically obtain the set of feasible CS-LNA designs that are optimal in the Pareto sense for the tradeoff between minimum NF and minimum power consumption and constrained to a fixed power gain. For the sake of simplicity in description, we implement the optimization process as an exhaustive search method synthesizing each feasible LNA with the iterative procedure of Section III. It covers the full design domain, selected in this case as the set of all possible drain currents for all possible MOST inversion levels (defined with the ratio).
The LNA Pareto frontier is found by means of using an optimization flow, called exhaustive optimization process (EOP). For each , the EOP provides with the optimum (and its corresponding NF and ) and all possible CS-LNA designs for all-inversion regions in the whole range of . To assess the results of the EOP, it was implemented in MATLAB computational routines 2 ; its details are discussed in depth in the Appendix, Section C.
To study the behavior of the LNA characteristics against the inversion region, we generate a family of curves and contour maps considering all the databases obtained from the reference technology, for GHz, nm, k , and with a very simple network consisting of a blocking capacitor of 100 pF. First, the NF and are Concerning the LNA's components values, Fig. 6(a) shows the behavior of and when we move from SI to WI. Firstly, we observe that moving through MI-WI does not imply an increment in area. In this region, inductors and -the most-demanding area components-are smaller than in SI, counteracting the MOST width increment. It occurs because, as shown in Fig. 6(b) , the NF contribution of cascode transistor increases considerably over V , and as width is fixed, the unique possibility to reduce the noise is to reduce , i.e., to decrease . But as should be real, if decreases, and must decrease, as well. The optimal designs with the minimum NF (for high gain values) are observed in Fig. 7(a) , concerning two very different values. Despite the noticeable difference in values between the two NF frontiers (almost 2 dB in SI), all optimal designs are in the MI-WI region, which covers V , as visualized in Fig. 7(b) . This fact proves that, even for such different values, for the reference technology, the MI-WI region is the optimum MOST biasing region for CS-LNAs for 2.4 GHz. 3 
A. Validation by Simulation
To validate the Pareto frontier found with the iterative procedure of Section III, for all-inversion regions and for the conditions of frequency, load, and source previously defined, and k , we firstly vary V and putation, without any retouch. For each design, the computed characteristics of and NF are compared with the results obtained from electrical simulations. The relative errors of NF and , plotted in Fig. 8 , show that the used model describes very well the behavior up to MI-WI, and only for designs with very low power gains the relative error increase up to 30%. Also, in the MI-WI and WI regions, relative errors are boosted due to the degradation of . This degradation in MI-WI and WI occurs because the output matching is very sensitive to output LNA impedance values, which have an inherent error as they are computed theoretically. By doing a later adjustment in and , these errors can be reduced. We consider that the errors observed are acceptable to validate the optimum zone presented in Fig. 7(b) .
To provide a reduced set of characteristics of some of these designs, 12 CS-LNAs are chosen, referred as , with in Fig. 5 and Table I . Three current values are considered (1.3, 0.9, and 0.5 mA) as well as four possible inversion regions: V (SI), (SI-MI), (MI), (MI-WI). Table I presents the LNA components sizes, NF, and power gain obtained via the EOP with no constraints, for these 12 design points. Each LNA design is simulated via SpectreRF, acquiring and the third-order intermodulation intercept point (IIP3). Fig. 7 , supported with the validation of Section IV-A, shows that LNA optimal designs are in the MI/WI region. The use of all-inversion regions (SI, MI, and WI) of the MOST is mandatory in this study because only in this way is the MI-WI region proven as the optimum design zone.
B. Discussion
Following the procedure of Section IV, the optimum design zone can be for other processes and other LNA schemes [11] , as the method only needs a small-signal modeling. This methodology also allows the easy visualization of the design compromises, providing beforehand a complete panorama and insight of the LNA behavior when bias current and inversion level are modified.
The good results obtained in terms of the NF or gain in allinversion regions, particularly in MI and WI, are because of having considered the following effects in the CS-LNA modeling: 1) simple semi-empirical MOST model covering all-inversion region; 2) noise parameters modeled in MOST all-in-version regions; 3) inclusion of the effects of all components to compute input/output impedance, especially all MOST capacitances; and 4) the inclusion of the cascode transistor effects.
V. EXPERIMENTAL VALIDATION
The experimental validation of the optimum design zone is done by presenting an untrimmed 2.4-GHz differential CS-LNA implemented in the reference technology to be used in a fully differential ZigBee receiver. The results that will be shown are of the first integration of this standalone prototype. For this implementation, the total power consumption and NF cannot surpass 1.8 mW (with V) and 5 dB, respectively. The gain must be higher than 10 dB and the IIP3 higher than 5 dBm. The network is considered to be the blocking capacitor and the probing pad RF model. Due to area constraints, is reduced up to 1 k . This allows to place near and considerably reduce the layout parasitics in its MOST gate. Finally, to design a differential circuit based on the proposed method, we obtain the single-ended design following the EOP of Section IV; we then mirror the circuit to generate a differential structure. In our differential LNA, we employ a differential symmetric source inductor with its center tap connected to ground; since the calculated by the procedure is single ended, we use the double of this value to find a differential inductor included in the technology set. This procedure was not done for , as the double of the computed values were not feasible in the reference technology.
After running the EOP, the implemented design is chosen among all the ones included in the Pareto frontier that have the minimum power consumption while achieving the above specifications. We consider all those designs whose IIP3, estimated by electrical simulation of the schematic, are greater than a bound of 7.5 dBm, near below the specified limit of 5 dBm to cover inaccuracies in the IIP3 computation. The optimal designs that fulfill this requirement are the ones with mA. Feature is only imposed to the post-layout representation due to its high sensitivity to gain variations. In addition, as we need to consider those designs with power consumption restricted to 1.8 mW or less, a fine tuning using a smaller grid of in the range of [0.5,0.8] mA is performed. The condition imposed is to reduce as much as possible the power consumption while fulfilling the IIP3 requirement; the power consumption of the final single-ended design is 684 W. Table II lists the chosen design characteristics as well as the post-layout simulations, which reach a good matching. Sizing adjustments of and in the post-layout simulation are due to the compensation of layout parasitics of the routing and the pads capacitances. The reduction in the final gain is because of the increment of parasitic resistances, which, in turn, increase the final IIP3.
A final schematic and the microphotograph of the implemented LNA are shown in Fig. 9 ; it covers 0.91 mm (845 m 1080 m) without considering the pad's area. The LNA characterization was made on bare dies, using a Cascade RF microprobe station. -parameter measurements were performed with the Agilent N5230 two-port network analyzer. The NF was measured with the Agilent N8974A NF analyzer. As this equipment is single-ended, we were able to do only single-ended measurements on each one of two halves of the differential LNA, inferring, by symmetry, a similar behavior for the differential scheme. Power gain and IIP3 were measured with the Agilent E4440A spectrum analyzer in the differential mode with the aid of external baluns. Post-layout simulated and setup-corrected -parameters are shown in Fig. 10 in the 2.0-2.8-GHz band. Input and output networks resonant frequencies have a shift down of 180 and 110 MHz, respectively, visualized where traces and are minimal. These shifts, expected from performed corners simulations, reduce power gain and increase NF in the band of interest. LNA gain is equal to 9.7 dB at 2.45 GHz; the maximum gain is 10 dB, only 0.3 dB lower than the typical post-layout simulation. LNA isolation is correct, as is below 35 dB (not shown). The IIP3 and second-order intermodulation intercept point (IIP2), as well as the 1-dB compression point (P1dB) were measured. Fig. 12 plots the measured amplitude of the fundamentaland third-order intermodulation spur when two tones separated by 1 MHz, with variable amplitude, were injected. Extrapolating, the IIP3 value is 4 dBm. The inset of Fig. 12 is a sample of the output spectrum of the two-tone input signals. Finally, the input IIP2 was measured by injecting two tones at 2.445 GHz 1.25 MHz (2.44625 and 2.44375 GHz) so the second-order intermodulation tone falls in 2.5 MHz within the receiver baseband. Extrapolating, the IIP2 value is 61 dBm. Finally, the P1dB measure was about 15 dBm (not shown).
Table III presents the performance comparison of our designed MI CS-LNA with that of some prior low-power works, utilizing the usual figure of merit (FoM) that includes the effect of the [26] , where is the power gain in W/W, the is in mW, is the working frequency in GHz, is the NF in dB, and is the total power in mW. As observed, our CS-LNA is excellently positioned. 
VI. CONCLUSION
In this paper, it has been shown that the optimum design zone for 90-nm CS-LNAs at 2.4 GHz is the MI-WI region. It is achieved by applying an NF power consumption optimization technique for the RF CS-LNA for nanometer technologies based on the technique, which can be extended to other LNAs architectures with only a correct small-signal model of the complete circuitry. Both MOST and inductor data are extracted with SpectreRF simulations to accurately and quickly model them, including their actual behavior in the design flow. The effects of choke resistor have been included and outlined when small and high values are used. As a proof of concept, an application example is implemented. Following the proposed method, the mathematical computation of NF and power gain, as well as electrical simulations and measurements accord with each other with very good error levels. Little redesign is needed after the computed results.
APPENDIX
A. Evaluation of Approximate Initial Values of and
When we need to determine the network in Fig. 3 by means of numerical resolution of the equation system:
, with unknowns and , it is necessary to give a set of initial values close enough to the actual solution so that convergence is better and faster. We obtain this initial solution from a very simplified network depicted in Fig. 13 . Amplifier MOST has been reduced to its simplest transconductor model with gate-source capacitance. Cascode transistor and OS have been combined in impedance. Choke resistor has not been considered. To simplify the evaluation and formulas, we will move the matching condition to the second port of the network and we will use the serial parasitic resistance of gate inductor . This way, we have the following equation system: (4) where the asterisk indicates the complex conjugate operator.
For this simple network, the impedance is (5) where . The output impedance of the network is ; if we write it this way: , with positive, negative, or null value, but always , the equation system (4) is (6) Solving this one, (7) where and .
B. NF Evaluation
The NF of the CS-LNA in Fig. 3 is calculated as in [31] 
where is the total noise due to all noise sources at the output voltage on the load excluding the noise of this one, and is the noise at output voltage due to only the input source, i.e., . Since we have considered only five main noise sources: choke resistor, , gate and drain inductors, , and transistors and , the following expression for the noise factor is:
where the noise psd due to is , and for the other resistances is with . Models for drain current white-noise psd,
, and gate induced current noise psd, , of the amplifier MOST are in Section II. The cross-correlation terms are assumed as in [12] , , where . For the amplifier MOST, , we have considered all its noise sources, but for the cascode MOST, , only the drain white noise contribution has been applied, disregarding induced gate noise and the correlated terms. Each one of these sources provides a contribution at the output through the transfer function from the noise source to the output voltage; for , transfer function is the total voltage gain, , and for the other noisy current sources are . To distinguish transfer functions corresponding to transistors' sources, a numerical index has been added, and for and , respectively. Obviously, all these transfer functions are available when the whole linear circuit has been solved.
C. Proposed Optimization Flow
This section details the EOP, which is the global procedure we implement to obtain the Pareto-optimal design frontier, as discussed in the remainder of this paper. The procedure makes use of all resources considered in previous sections: technological database of active and passive RF devices (Section II) and the CS-LNA small-signal model described in Section III and the Appendix, Sections A and B. We implement the optimization process as an exhaustive search method in the full design domain of and . The EOP is sketched in the flow diagram of Fig. 14 and conceptually represented in Fig. 15(a) ; it is performed on a fixed grid of the design domain:
. Fixing some procedure constraints (MOST length, interface and bias resistances, and minimum capacitor value, i.e.: and ) and specification limits (maximum NF , minimum power gain at ), for each drain current of , the process kernel finds all designs in compatible with the limits of NF , power consumption , and power gain , which are gathered in . Restriction on power consumption is implicitly verified because of the construction of a search grid. In the set of compatible designs with , we select the one with the minimum NF for the Pareto tradeoff curve, saved in the Pateto-frontier (PF) collection. Constraints on CS-LNA linearity are considered at the end of the optimization process by electrically simulating the reached design. 4 The key points of the process kernel are: for each possible gate inductor included in the LUT , we find its corresponding LNA and its characteristics. Then, among all , we find the one that minimizes the objective function , while verifying all constraints. 5 If two or more designs provide the same minimum OF, area restriction is applied to discriminate a unique solution. If no design verifies the established constraints, the kernel considers as unfeasible the given inversion level for the entered drain current . Now consider in detail the EOP kernel, sketched in Fig. 15(b) . Its input is the pair of the design domain . Other magnitudes and LUTs needed are globally defined in the full EOP. The process starts considering that each inductor, of is the gate inductor , and then and are computed following the iterative procedure of Section III. If a matched design is achieved, noise figure and power gain are computed with (8), (9) , and (3), and the design of index is saved in the collection. When all inductors have been tested, we select the design in with minimal OF and minimal area. If the NF and gain of this design satisfies the constraints ( and ), the kernel indicates to the EOP with a logical flag, , that in this inversion level there is a compatible design, and the kernel outputs this design too.
